

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/021,439	10/021,439 12/19/2001		Sang Jun Choi	K-0359	2089		
34610	7590	05/08/2006		EXAM	EXAMINER		
FLESHNE	R & KIM	I, LLP	HAILE,	HAILE, FEBEN			
P.O. BOX 2			ART UNIT	PAPER NUMBER			
CHANTILL	Y, VA 2	20153		PAPER NUMBER			
				2616			
				DATE MAILED: 05/08/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

						1			
		Application	on No.	Applicant(s)					
		10/021,4	39	CHOI, SANG JUN	1				
Office A	Examiner	,	Art Unit		_				
			Haile	2616	•				
	IG DATE of this communicat	tion appears on the	cover sheet with the	correspondence ad	dress				
Period for Reply					_				
WHICHEVER IS L - Extensions of time may after SIX (6) MONTHS - If NO period for reply is - Failure to reply within the Any reply received by the second sec	CTATUTORY PERIOD FOR ONGER, FROM THE MAIL be available under the provisions of 37 from the mailing date of this communic specified above, the maximum statuto he set or extended period for reply will, the Office later than three months after fustment. See 37 CFR 1.704(b).	LING DATE OF TH 7 CFR 1.136(a). In no evaluation. ry period will apply and w by statute, cause the app	HIS COMMUNICATIO ent, however, may a reply be ti Ill expire SIX (6) MONTHS from lication to become ABANDONI	N. mely filed in the mailing date of this co ED (35 U.S.C. § 133).					
Status		•		•					
1) Responsive	to communication(s) filed o	n <i>01 February 20</i>	06 .						
2a) ☐ This action i		☐ This action is n							
3) Since this ar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
closed in ac	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims	S								
4)⊠ Claim(s) <u>1-2</u>	8 is/are pending in the appl	lication.							
	ove claim(s) <u>15,27 and 28</u>		rom consideration.						
5) Claim(s)									
6)⊠ Claim(s) <u>1-1</u>	4 and 16-26 is/are rejected	•							
7) Claim(s)	is/are objected to.	•							
8) Claim(s)	are subject to restriction	and/or election r	equirement.						
Application Papers									
9)⊠ The specifica	ation is objected to by the E	xaminer.							
10)⊠ The drawing(s) filed on <u>01 February 200</u>	<u>06</u> is/are: a)⊠ acc	cepted or b) objecte	ed to by the Examir	ner.				
Applicant may	not request that any objection	n to the drawing(s) t	e held in abeyance. Se	e 37 CFR 1.85(a).					
	drawing sheet(s) including the								
11) The oath or o	declaration is objected to by	the Examiner. No	ote the attached Office	Action or form PT	O-152.				
Priority under 35 U.S	.C. § 119								
	ment is made of a claim for	foreign priority un	der 35 U.S.C. § 119(a	ı)-(d) or (f).					
	Some * c) None of:								
	ed copies of the priority doc			: N					
	ed copies of the priority doo s of the certified copies of t		• •		Stone				
·	ation from the International			eu in tilis National	Stage				
	ned detailed Office action fo	•	• • • •	ed.					
		÷							
Attachment(s)									
1) Notice of References			4) Interview Summar						
	n's Patent Drawing Review (PTO- e Statement(s) (PTO-1449 or PTC		Paper No(s)/Mail D 5) Notice of Informal		D-152)				
Paper No(s)/Mail Dat		 	6) Other:	•					

Application/Control Number: 10/021,439 Page 2

Art Unit: 2616

DETAILED ACTION

Response to Amendment

1. In view of applicant's amendment filed February 01, 2006, the status of the application is still pending with respect to claims 1-28.

- 2. The Applicant has cancelled claims 15 and 27-28, thus Examiner has withdrawn them from consideration.
- 3. The Examiner acknowledges the Applicants assertion that co-pending Application 10/060,256 will be abandoned.
- 4. The amendment filed is insufficient to overcome the rejection of claims 1-14, 16-26, based upon the reference Dempo (US 6,594,267) as set forth in this Office action.

Specification

5. The disclosure is objected to because of the following informalities:

In the specification, on page 10 paragraph 47 line 6, the occurrence of the number "20" should be deleted and the number -200- should be inserted.

In the specification, on page 13 paragraph 58 line 2, the occurrence of the number "51" should be deleted and the number -5- should be inserted.

Appropriate correction is required.

Claim Objections

6. Claim 5 objected to because of the following informalities:

Regarding claim 5 line 4, the occurrence of the word "in" should be deleted.

Appropriate correction is required.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

7. Claims 1-28 rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-23 of U.S. Pub No. 2002/0080788, hereinafter referred to as Cheon Lee. Although the conflicting claims are not identical, they are variations of each other that are not patentably distinct.

Regarding claim 1, Cheon Lee discloses a) dividing an input ATM adaptation layer 2 (AAL2) cell into AAL2 type common part sublayer (CPS) packets (claim 1; a plurality of receiver circuits for demultiplexing an AAL2 packet for converting into at least one CPS packet); b) sequentially storing the divided CPS packets into first storage areas and sequentially storing first identifiers of the first storage areas (claim 1; a plurality of memories that store at least one CPS packet; claim 2; a first table for

Art Unit: 2616

managing VPVC/CID and routing information); c) reading the stored first identifiers, sequentially storing the read CPS packets in second storage areas used to route the CPS packets to each destination, and sequentially storing second identifiers of the second storage areas (claim 1; searching the plurality of memories; claim 2; a second table for managing VPVC/CID information of the searched packets); and d) reading the CPS packets, in the order of the second identifiers, from the second storage areas and multiplexing the read CPS packets to generate a reconstructed AAL2 cell (claim 1; a plurality of transmitter circuits search the plurality of memories and convert the CPS packet into an AAL2 packet by multiplexing).

Regarding claim 14, Cheon Lee discloses a reassembly processing unit that divides an input-ATM adaptation layer (AAL2) cell into AAL2 type common part sublayer (CPS) packets (claim 1; a plurality of receiver circuits for demultiplexing an AAL2 packet for converting into at least one CPS packet); a first memory that sequentially stores the divided CPS packets into first storage areas and sequentially stores first identifiers of the first storage areas (claim 1; a plurality of memories that store at least one CPS packet; claim 2; a first table for managing VPVC/CID and routing information); a CPS packet switching unit that reads the stored CPS packets from the first storage areas in the order of the stored first identifiers and routes the read CPS packets to each destination (claim 1; searching the plurality of memories; claim 2; a second table for managing VPVC/CID information of the searched packets), a second memory that sequentially stores the routed CPS packets into second storage areas and sequentially stores second identifiers of the second storage areas (claim 1;

searching the plurality of memories; claim 2; a second table for managing VPVC/CID information of the searched packets); and an assembly processing unit that reads the CPS packets from the second storage areas in the order of the second identifiers and multiplexes the CPS packets read from the second storage areas to generate a reconstructed AAL2 cell (claim 1; a plurality of transmitter circuits search the plurality of memories and convert the CPS packet into an AAL2 packet by multiplexing), wherein the CPS packet switching unit changes origination channel identifiers (CIDs) of the CPS packets read from the first storage areas to corresponding destination CIDs and sequentially stores the read CPS packets in the second storage areas corresponding to the destination CIDs (claim 2; a first table for managing VPVC/CID of packets and a second table for managing VPVC/CID information of the searched packets; claim 12; generating new CID for searched packets).

Regarding claim 16, Cheon Lee discloses first, second, third, and fourth memories that sequentially store ATM adaptation layer 2 (AAL2) type common part sublayer (CPS) packets and output the CPS packets in order of their respective storage, wherein each memory has storage areas (claim 1; a plurality of memories that store at least one CPS packet; claim 5; each of the memories is divided into storage areas that correspond to a plurality of output ports); a reassembly processing unit that divides an input AAL2 cell into the AAL2 type CPS packets, stores the divided CPS packets in different first storage areas of the first memory in accordance with corresponding virtual paths/virtual channels (VPs/VCs), and stores first identifiers of the different first storage areas in the second memory (claim 1; a plurality of receiver

circuits for demultiplexing an AAL2 packet for converting into at least one CPS packet and a plurality of memories that store at least one CPS packet; claim 2; a first table for managing VPVC/CID and routing information and a second table for managing VPVC/CID information of searched packets); a CPS packet switching unit that reads the CPS packets stored in the first memory in the order of the first identifiers stored in the second memory, stores the read CPS packets in different second storage areas of the third memory in accordance with corresponding destination channel identifiers (CIDs), and stores second identifiers of the second storage areas in the fourth memory (claim 1; a plurality of memories that store at least one CPS packet & searching the plurality of memories; claim 2; a first table for managing VPVC/CID and a second table for managing VPVC/CID information of the searched packets); and an assembly processing unit that reads the CPS packets stored in the third memory in the order of the second identifiers stored in the fourth memory and multiplexes the read CPS packets to generate a reconstructed AAL2 cell (claim 1; a plurality of transmitter circuits search the plurality of memories and convert the CPS packet into an AAL2 packet by multiplexing).

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claims 1-14 and 16-26 rejected under 35 U.S.C. 103(a) as being unpatentable over Dempo (US 6,594,267), hereinafter referred to as Dempo.

Regarding claim 1, Dempo discloses a) dividing an input ATM adaptation layer 2 (AAL2) cell into AAL2 type common part sublayer (CPS) packets (figure 4; column 8 lines 4-5; a selector 11 extracts CPS-PDUs from ATM cells); b) sequentially storing the divided CPS packets into first storage areas and sequentially storing first identifiers of the first storage areas (figure 4; column 8 lines 5-10; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13); c) reading the stored first identifiers, sequentially storing the read CPS packets in second storage areas used to route the CPS packets to each destination, and sequentially storing second identifiers of the second storage areas (figure 4; column 8 lines 11-13 & 23-31; a processing section 17 extracts CPS packets from the CPS-PDUs stored in the FIFO memory 12 and a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile address concerning each of the CPS packets are stored in FIFO memory 19); and d) reading the CPS packets, in the order of the second identifiers, from the second storage areas and multiplexing the read CPS packets to generate a reconstructed AAL2 cell (figure 4; column 31-40; the CPS packets stored in FIFO memory 18 which have the same address are multiplexed to generate a CPS-PDU to which an ATM cell header is added thus creating an ATM cell).

A 1 1 1 1 00 10

Art Unit: 2616

Regarding claim 2, Dempo discloses changing origination channel identifiers (CIDs) of the read CPS packets to corresponding destination CIDs (figures 4-5; column 20 lines 5-27; the processing section 17 alters input CID information to output CID information); and sequentially storing the read CPS packets in the second storage areas corresponding to the destination CIDs (figures 4-5; column 8 lines 23-31; the FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile address #2 concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to an input and output CID).

Regarding claim 3, Dempo discloses wherein the CPS packets are stored in the first and second storage areas according to their respective order of arrival (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and the FIFO memory 18 stores CPS packets outputted by the processing section 17; one of ordinary skill in the art recognizes the well known practice of positioning packets in storage units by the order of their arrival).

Regarding claim 4, Dempo discloses wherein the CPS packets are read from the first and second storage areas according to their respective order of storage (one of ordinary skill in the art recognizes the well known practice of transmitting packets from storage units by the order of their arrival).

Regarding claim 5, Dempo discloses the divided CPS packets are stored in the first storage areas, in accordance with corresponding virtual paths/virtual channels (VPs/VCs) of the respective CPS packets (figures 4-5; column 8 lines 4-10;

addresses #1 concerning each of the CPS-PDUs are stored in FIFO memory 13, where each address #1 corresponds to VPI & VCI); and the CPS packets read in are stored in the second storage areas, in accordance with respective channel identifiers (CIDs) (figures 4-5; column 8 lines 23-31; a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19, where each address #2 corresponds to an output CID).

Regarding claim 6, Dempo discloses generating a first reference table that maps each of the first identifiers within the corresponding virtual path/virtual channel (VP/VC) (figure 5; column 18 lines 55-58; a path setting table maps addresses #1 with input VPIs and VCIs); and generating a second reference table that maps each of the second identifiers with the corresponding channel identifier (CID) (figure 5; column 18 lines 55-58; a path setting table maps addresses #2 with output CIDs).

Regarding claim 7, Dempo discloses wherein the first and second identifiers are stored in the order that the CPS packets ate stored to the corresponding first and second storage areas, respectively (figures 4-5; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in the FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13, where each address has corresponding VPI, VCI, & CID information and a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19; where each address has corresponding VPI, VCI, & CID information).

Art Unit: 2616

Regarding claim 8, Dempo discloses wherein the CPS packets are read from the first and second storage areas according to their respective order of storage (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and the FIFO memory 18 stores CPS packets outputted by the processing section 17; one of ordinary skill in the art recognizes the well known practice of positioning packets in storage units by the order of their arrival and transmitting the packets from the storage units by the order of their arrival).

Regarding claim 9, Dempo discloses implementing a switching test by reading the CPS packets from the second storage areas in the order of the second identifiers and comparing the read CPS packets to a standard (figure 4; column 11 lines 6-23; a CPS-PDU processing section reads out a CPS packet from a memory according to its corresponding address and also executes a parity check; one of ordinary skill in the art recognizes that error detection can be performed using header error control, which is an IEEE 802.11b standard).

Regarding claim 10, Dempo discloses implementing a switch signaling by reading the CPS packets from the second storage areas in the order of the second identifiers and outputting the read CPS packets to a processor (figure 4; column 8 lines 5-10 & 23-31; the FIFO memory 18 stores CPS packets outputted by the processing section 17; one of ordinary skill in the art recognizes the well known practice of positioning packets in storage units by the order of their arrival and transmitting the packets from the storage units by the order of their arrival; one

Art Unit: 2616

of ordinary skill in the art recognizes the well known practice of positioning packets in storage units by the order of their arrival and transmitting the packets from the storage units by the order of their arrival).

Regarding claim 11, Dempo discloses routing the CPS packets stored in the first storage areas to another switch in the order of the first identifiers (figure 4; column 8 lines 5-10; the CPS-PDUs are stored in a FIFO memory 12; one of ordinary skill in the art recognizes the well known practice of positioning packets in storage units by the order of their arrival and transmitting packets from the storage units by the order of their arrival).

Regarding claim 12, Dempo discloses wherein the first and second storage areas have a queue type structure (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and a FIFO memory 18 stores CPS packets, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19).

Regarding claim 13, Dempo discloses changing origination CIDs of the read CPS packets to corresponding destination CIDs (figures 4-5; column 20 lines 5-27; the processing section 17 alters input CID information to output CID information); and sequentially storing the read CPS packets in the second storage areas corresponding to the destination CIDs (figures 4-5; column 8 lines 23-31; a FIFO memory 18 stores CPS packets outputted by the processing section 17,

meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to an output CID).

Regarding claim 14. Dempo discloses a reassembly processing unit that divides an input-ATM adaptation layer (AAL2) cell into AAL2 type common part sublayer (CPS) packets (figure 4; column 8 lines 4-5; a selector 11 extracts CPS-PDUs from ATM cells); a first memory that sequentially stores the divided CPS packets into first storage areas and sequentially stores first identifiers of the first storage areas (figure 4; column 8 lines 5-10; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13); a CPS packet switching unit that reads the stored CPS packets from the first storage areas in the order of the stored first identifiers and routes the read CPS packets to each destination (figure 4; column 8 lines 11-13; a processing section 17 extracts CPS packets from the CPS-PDUs stored in the FIFO memory 12), a second memory that sequentially stores the routed CPS packets into second storage areas and sequentially stores second identifiers of the second storage areas (figure 4; column 8 lines 23-31; a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19); and an assembly processing unit that reads the CPS packets from the second storage areas in the order of the second identifiers and multiplexes the CPS packets read from the second storage areas to generate a reconstructed AAL2 cell (figure 4; column 31-40; the CPS packets stored in FIFO memory 18 which have the same address are multiplexed to generate a CPS-PDU to which an ATM cell

header is added thus creating an ATM cell), wherein the CPS packet switching unit changes origination channel identifiers (CIDs) of the CPS packets read from the first storage areas to corresponding destination CIDs and sequentially stores the read CPS packets in the second storage areas corresponding to the destination CIDs (figures 4-5; column 20 lines 5-27 & column 8 lines 23-31; the processing section 17 alters input CID information to output CID information and the FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile address concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to an input and output CID).

Regarding claim 16, Dempo discloses first, second, third, and fourth memories that sequentially store ATM adaptation layer 2 (AAL2) type common part sublayer (CPS) packets and output the CPS packets in order of their respective storage, wherein each memory has storage areas (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and a FIFO memory 18 stores CPS packets, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19); a reassembly processing unit that divides an input AAL2 cell into the AAL2 type CPS packets, stores the divided CPS packets in different first storage areas of the first memory in accordance with corresponding virtual paths/virtual channels (VPs/VCs), and stores first identifiers of the different first storage areas in the second memory (figures 4-5; column 8 lines 4-10; a selector 11 extracts CPS-PDUs from ATM cells and the CPS-PDUs are stored in a FIFO memory 12, meanwhile

addresses #1 concerning each of the CPS-PDUs are stored in FIFO memory 13, where each address corresponds to a VPI & VCI); a CPS packet switching unit that reads the CPS packets stored in the first memory in the order of the first identifiers stored in the second memory, stores the read CPS packets in different second storage areas of the third memory in accordance with corresponding destination channel identifiers (CIDs), and stores second identifiers of the second storage areas in the fourth memory (figures 4-5; column 8 lines 23-31; a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to an output CID); and an assembly processing unit that reads the CPS packets stored in the third memory in the order of the second identifiers stored in the fourth memory and multiplexes the read CPS packets to generate a reconstructed AAL2 cell (figure 4; column 31-40; the CPS packets stored in FIFO memory 18 which have the same address are multiplexed to generate a CPS-PDU to which an ATM cell header is added thus creating an ATM cell).

Regarding claim 17, Dempo discloses a first reference table that maps the first identifiers with the corresponding VPs/VCs (figure 5; column 18 lines 55-58; a path setting table maps addresses #1 with input VPIs and VCIs); and a second reference table that maps the second identifiers with the corresponding destination CIDs (figure 5; column 18 lines 55-58; a path setting table maps addresses #2 with output CIDs).

Art Unit: 2616

Regarding claim 18, Dempo discloses wherein the reassembly processing unit refers to the first reference table to determine the first storage areas corresponding to the VPS/VCS of the CIDS packets (figures 4-5; column 8 lines 5-10; the selector 11 receives the addresses concerning the CPS-PDUs and stores them FIFO memory 13, where each address corresponds to a VPI & VCI).

Regarding claim 19, Dempo discloses wherein the CPS packet switching unit refers to the second reference table to determine the respective destination CIDs corresponding to the CPS packets (figures 4-5; column 8 lines 23-31; the FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to a output CID).

Regarding claim 20, Dempo discloses wherein the CPS packet switching unit changes origination CIDs of the CPS packets read from the fist memory to the corresponding destination CIDs, with reference to the second reference table (figures 4-5; column 20 lines 5-27 & column 8 lines 23-31; the processing section 17 alters input CID information to output CID information and the FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile address concerning each of the CPS packets are stored in FIFO memory 19, where each address corresponds to an input and output CID).

Regarding claim 21, Dempo discloses wherein the first and second identifiers are stored in the order that the CPS packets are stored to the corresponding first and second storage areas, respectively (figures 4-5; column 8 lines 5-10 & 23-31; the

CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13, where each address has corresponding VPI, VCI, & CID information and a FIFO memory 18 stores CPS packets outputted by the processing section 17, meanwhile addresses #2 concerning each of the CPS packets are stored in FIFO memory 19; where each address has corresponding VPI, VCI, & CID information).

Regarding claim 22, Dempo discloses wherein the first, second, third, and fourth memories have a queue type structure (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and a FIFO memory 18 stores CPS packets, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19).

Regarding claim 23, Dempo discloses a central processing unit that reads the CIDS packets from the first memory in the order of the stored first identifiers and implements testing and signaling for switching (figure 4; column 11 lines 6-23; a CPS-PDU processing section reads out a CPS packet from a memory according to its corresponding address and also executes a parity check).

Regarding claim 24, Dempo discloses wherein the first, second, third, and fourth memories have a queue type structure (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and a FIFO memory 18

stores CPS packets, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19).

Regarding claim 25, Dempo discloses a plurality of cell switches that each has first, second, third, and fourth memories (figure 4; FIFO memories 12-13 and 18-19), a reassembly processing unit (figure 4; selector 11), a CPS packet switching unit, and an assembly processing unit (figure 4; packet processing section 17); and a router that routes the CPS packets output from one of the plurality of cell switches to another cell switch (figure 4; multiplexing section 27).

Regarding claim 26, Dempo discloses wherein the first, second, third, and fourth memories have a queue type structure (figure 4; column 8 lines 5-10 & 23-31; the CPS-PDUs are stored in a FIFO memory 12, meanwhile addresses concerning each of the CPS-PDUs are stored in FIFO memory 13 and a FIFO memory 18 stores CPS packets, meanwhile addresses concerning each of the CPS packets are stored in FIFO memory 19).

Allowable Subject Matter

8. The indicated allowability of claims 1-13 is withdrawn in view of reference(s) to Dempo (US 6,594,267). Rejections based on this reference(s) can be found above.

Response to Arguments

9. Applicant's arguments, see pages 12-16, filed February 01, 2006, with respect to the rejection(s) of claim(s) 14-28 under 35 USC § 102(e) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon

Art Unit: 2616

Page 18

further consideration, a new ground(s) of rejection is made in view of Dempo (US 6,594,267). Rejections based on this reference(s) can be found above.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

- a) Lee (US 2003/0152108), AAL2 Switching Apparatus and Method
- b) Toyama (US 6,597,696), Variable Length Packet Switch
- c) Hayashi (US 6,747,974), Switching Apparatus

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Feben M. Haile whose telephone number is (571) 272-3072. The examiner can normally be reached on 6:00am - 3:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on (571) 272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Al 05/03/2006

RICKY Q. NGO HVISORY PATENT EXAMINATE